Differences

This shows you the differences between two versions of the page.

--- arm:cortex_m0p [2024/02/02 02:05] – lars
+++ arm:cortex_m0p [2024/02/04 04:29] (current) – [DHCSR - Debug Halting Control and Status Register] lars
@@ Line 53: / Line 53: @@
 | 0xE0 00 ED A0 |  | MPU_RASR | MPU Region Attribute and Size Register |
 | 0xE0 00 ED F0 | 0xE0 00 EE FF | **Debug Control Block** | |
-| 0xE0 00 ED F0 |  | DHCSR | Debug Halting Control and Status |
+| 0xE0 00 ED F0 |  | [[arm:cortex_m0p#DHCSR - Debug Halting Control and Status Register|DHCSR]] | Debug Halting Control and Status |
 | 0xE0 00 ED F4 |  | DCRSR | Debug Core Register Selector Register |
 | 0xE0 00 ED F8 |  | DCRDR | Debug Core Register Data Register |
@@ Line 77: / Line 77: @@
 | 1 | format | 0 = 8 bit (not used) ; 1 = 32 bit |
 | 0 | entry present | 1 = valid entry; 0 = entry not valid or end of table |
+==== DHCSR - Debug Halting Control and Status Register ====
+write:
+^ bits ^ name ^ description ^
+| 31 - 16 | DBGKEY | must be 0xa05f |
+| 15 - 4 | reserved | |
+| 3 | C_MASKINTS | 0 = do not mask; 1 = mask PendSV, SysTick and external configurable interrupts |
+| 2 | C_STEP | 0 = single stepping disabled; 1 = single stepping enabled |
+| 1 | C_HALT | 0 = request a halted processor to run; 1 = request a running processor to halt |
+| 0 | C_DEBUGEN | 0 = halting debug disabled; 1 = halting debug enabled |
+read:
+^ bits ^ name ^ description ^
+| 31 - 26 | reserved | |
+| 25 | S_RESET_ST | 0 = no processor reset since last DHCSR read; 1 = at least one processor reset since last read of DHCSR |
+| 24 | S_RETIRE_ST | 0 = no instruction executed since last read of DHCSR; 1 = at least one instruction executed since last read of DHCSR |
+| 23 - 20 | reserved | |
+| 19 | S_LOOKUP | 0 = no lookup; 1 = processor in unrecoverable exception |
+| 18 | S_SLEEP | 0 = not sleeping; 1 = sleeping|
+| 17 | S_HALT | 0 = not in debug state; 1 = in debug state |
+| 16 | S_REGRDY | 0 = write to DCRDR but transfer is not complete; 1 = the transfer to/from DCRDR is complete |
+| 15 - 4 | reserved | |
+| 3 | C_MASKINTS | 0 = do not mask; 1 = mask PendSV, SysTick and external configurable interrupts |
+| 2 | C_STEP | 0 = single stepping disabled; 1 = single stepping enabled |
+| 1 | C_HALT | 0 = request a halted processor to run; 1 = request a running processor to halt |
+| 0 | C_DEBUGEN | 0 = halting debug disabled; 1 = halting debug enabled |